

Alumina Ceramics Preparation and its Properties for Electronics Uses

Kanji Otsuka

Hitachi, Ltd., Device Development center

2326 Imai, Ome-shi, Tokyo 198

Abstract

Electronics circuit systems tend to densify, to be small and even higher performance. Electrical wiring density of these systems increases, depending on the requirement. It has been recognized which alumina ceramic multi-layer boards are matched to it, because of the fine line wiring.

Electrical signal transmission through the wiring on these boards takes a certain time that is signal delay. High speed signal processor needs to make the high speed transmission wiring. The delay is affected by the dielectric around the wiring as the relation of $T_{dp} = l \cdot \epsilon_r / c$. Where, T_{dp} is the delay, l is the wiring length ϵ_r is the specific dielectric constant and c is light speed. Therefore, the reducing dielectric constant of alumina ceramics is promoting to study now.

Table 1 show the recent new material for the cofired multilayer board in high performance computers. Almost of these are in alumina based. The doctor-blade tape casting method still continue to use for them. Glass contained alumina bodies decrease their firing temperature, and weaken their strength. These make the difficulty of the buru-out of binders, and control void distribution. Each problem is improving to produce cofired multilayer boards with precised fine dimension.

1. Interconnection of circuits

Electronics circuit systems are owing much of the growing semiconductor

devices which are IC and LSI's. Interconnection between the LSI's, that is called as LSI packaging, is also progressed by the requirements. Certain wiring boards which are the most significant parts have been utilized as these packages.

The electrical signal transmission through the wiring in this board takes a certain time that is the signal delay. This delay is affected by the dielectrics among the wiring as following relations:




Figure 1 Model of transmission lines

Figure 1 shows a typical signal propagation lines in the specified dielectrics. Electrical current and potential differences (voltage) are the representative of energy. Where, the voltage at x point is V(x) and the current at x point is I(x). If the current is changing, the inductance (Lo) at the differential distance (Δ x) induce the voltage drop (ΔV) that is given as

$$\Delta V = V(x+\Delta x) - V(x) = -L_0 \Delta x \frac{dI}{dt} \text{----- (1)}$$

when the Δx is to limit as zero

$$\frac{\partial V}{\partial x} = -L_0 \frac{\partial I}{\partial t} \text{----- (2)}$$

is derived. The changing current gives the slope of voltage.

When the voltage is changing at x, the capacitance Co at the differential distance (Δx) charges the electrical load q=CoΔxV. This load changing rate is CoΔxdV/dt. Which makes the difference in the current (ΔI) between input at x and out put at x+Δx. That is given as

$$\Delta I = -C_0 \Delta x \frac{dV}{dt} \text{----- (3)}$$

At limit of Δx → 0,

$$\frac{\partial I}{\partial x} = -C_0 \frac{\partial V}{\partial t} \text{----- (4)}$$

electric is charged.

For delete the ∂I or ∂V on the above two partial differntial equations, the right term makes differential again by x and the left term does the same by t respectively.

$$\frac{\partial^2 V}{\partial x^2} = CoLo \frac{\partial^2 V}{\partial x^2}$$

$$\frac{\partial^2 I}{\partial x^2} = CoLo \frac{\partial^2 I}{\partial t^2} \text{-----} \quad (5)$$

are formed. $\alpha^2 x / \alpha t^2$ is the squared velocity (u^2). Then the above equation can be deformed as

$$\frac{\partial x}{\partial t} = u^2 = \frac{1}{LoCo}, u = \frac{1}{\sqrt{LoCo}} \text{-----} \quad (6)$$

The Lo and Co are the function of the dielectric material. Therefore, the propagation velocity of the puls energy is represented by the specific dielectric constant (ϵr) and magnetic constant (μr).

$$u = \frac{1}{\sqrt{LoCo}} = \frac{1}{\sqrt{\epsilon r \cdot \mu r}} \cdot \frac{1}{\sqrt{\epsilon o \cdot \mu o}} = \frac{c}{\sqrt{\epsilon r \cdot \mu r}} \text{-----} \quad (7)$$

where c is light velocity, ϵo is dielectric constant in vaccum, and μo is magnetic as well. In usual case $\mu r \simeq 1$, this equation is simplified as

$$u = \frac{c}{\sqrt{\epsilon r}} \text{-----} \quad (8)$$

We recognize as the signal propagation delay depends on the surrounded material and transmission distance .

$$Tpd = \frac{x}{u} = \frac{\sqrt{\epsilon r} \cdot x}{c} \text{-----} \quad (9)$$

Figure 2 shows the distance between the cell units that is wiring length, related with the signal propagation delay. The switching speed of the transistor units in silicon LSI is limited by their carrier migration speed in silicon material. Therefore, Si LSI chips position at upper right hand side of the carrier speed in Fngure 2. Wiring in the LSI package has higher speed that is $c/\sqrt{\epsilon r}$. This shares the position at nearer line of light speed limit, but enlarges the delay due to increase the wiring length. System cards or boards are more adjacent to it as the similar concept. And also a transistor to another transistor distance (x) apparently expands to far distance. Therefore, the delay increases with the propotion of the $\sqrt{\epsilon r}x / c$.




Figure 2 Relation between distance of each unit cell and signal delay




Figure 3 Comparison of wiring densities on their production processed

To produce the shorter wiring that means getting smaller delay, finer pattern processing is required. This is an essential concept for electronics system. Figure 3 shows the comparison of the wiring density depending on their production processes. Finest wiring density is found in LSI processing, which of value shares for 10^4 to 10^5 on several layers. In other part, the technology of plastic printed circuit boards (PCB) produce only the 10^1 to 10^2 wiring, and even the heavily stacked layer ones have only less than 10^3 wiring. There is a great difference between the two processes. The ceramic multilayer board process is relatively better than PCB for the wiring density as shown in Figure 3. This is a reason why ceramic multilayer boards are used for high density circuits such as large computers. Requirement of this technology is to reduce the dielectric constant of the ceramics and wiring dimensions.

2. Low dielectric constant

Table 1¹⁾ shows the recent new materials for the cofired multilayer boards in high performance computers. General recognition is that ceramics is higher in dielectric constants than plastic ones. Lowest dielectric constant indicates in silica glass as far as conventional material choice. Therefore, new materials generally include much silica quantity.

Alumina still remains as the major composition to keep the high mechanical strength of the ceramic bodies. Alumina-glass system makes one group. Other find in mullite glass system. The 3.5 to 5.9 of dielectric constants are introduced by these new material systems, which compare with the 9.0 to 10.0 of alumina values. Change of alumina or mullite content in silica glass and borosilicate glass affects to the characteristics of the final products. Large volume of the ceramic filler tends to improve the mechanical strength and thermal conductivity. Otherwise, large volume of the glass reduces the dielectric constant and thermal mismatch with silicon chips due to decrease the difference between them of the thermal expansion coefficient (TEC). This trade-off is controlled for the products. Therefore, the around 5 of dielectric constant is given as the results. For examples, Imanaka et al²⁾ was pointed out that the alumina-borosilicate glass system induced the cristobalite in the low content of alumina, which indicated high TEC as shown in Figure 4. And the mullite-borosilicate system also made it

as similar as the alumina system³⁾ as shown in Figure 4. Therefore the higher content of filler material was adopted to the products, which gave good mechanical strength as shown in Figure 5⁴⁾.

Table 1. Recent Ceramic Multilayer Board

Material	Rough Composition	Dielectric Constant	Thermal Expansion Coefficient (ppm)	Modulus of Rapture (Mpa)	Wiring Metal	Maker
Alumina-Glass System	Al ₂ O ₃ 18-23, SiO ₂ 55-55, MgO 18-25, P ₂ O ₅ , B ₂ O ₃	5.2	3.0	210	Cu	IBM
	Alumina, Borosilicate Glass	5.6	4.0	200	Cu	Fujitsu
	Photosensitive Alumina-Glass	3.5			Au	NEC
Mullite	Mullite, Glass	5.9	3.5	200 or more	W	Hitachi
Alumina	~95% Alumina	9.0 ~10.0	6.0	300 or more	W	Reference





Figure 4. Relation between TEC of glass/ceramic composites and amounts of alumina addition²⁾ and Mullite addition³⁾ (right graph)




Figure 5 Effects of SiO₂ content on thermal expansion coefficient, dielectric constant and bending strength.⁴⁾

3. Burn-out of organic binder at low temperature

Table 2¹⁾ shows the performance features of the multilayer substrates for large computers.

Table 2 Multilayer Ceramic Substrate Feature

	Hitachi ⁸⁾	Fujitsu ¹⁾	NEC ¹⁾	IBM ⁹⁾
Size(mm)	106×106×7	245×245×11	225×225×55	127.5×127.5
Wiring layer count	44	52	8	63
Wiring width (mm)	0.1	0.095	0.025	0.075
Input / output pin count	2521	8640	11540	2772
Shrinkage tolerance			<0.3% ¹⁰⁾	0.1%

These large substrates need to keep in high accurate dimension. During heating the burn-out gases from the organic binder should uniformly migrate from inside ceramic body to out.

Cofired substrates should keep the reducing atmosphere during firing to prevent the wiring metal oxidation. The 92-95% alumina substrates need the firing temperature of 1500-1600°C. However, the alumina-glass system are fired at the range of 800-1100°C. The burn-out of organic binder is difficult before the pore closing of the ceramics in such low temperature firing. One of information was from Fujitsu⁵⁾ as shown in Figure 6. In this case,




Figure 6 The relation between temperature and the intensity of CO₂ analysed by TG·DTG·MS method.⁵⁾

back ground of measurement is at the 500°C value. The carbonized binder needs to decompose at over 1000°C in inert gas. Oxygens of the carbon in final stage would originate from adsorbed water of the batch surface or reduced SiO₂ to SiO

If the decomposition of the binder is expected on the lower temperature, instead of the carbon oxidation, the main chain of polymer should partially consists the groups of -O-, -C=C-, $\begin{array}{c} \text{-C-} \\ \parallel \\ \text{O} \end{array}$ or such kind low binding energy chain

Table 3 is shown in the examples of the binders⁶⁾. Poly-vinyl butylar has been recognized as the best material for tape casting process. However, this is one of difficult material for the burn-out. Polymeta acrylate is one of recommendable

Table 3 Typical Binder System for Tape Casting⁶⁾

<u><Binder></u>	
Material Name	Structure
Cellose acetate	$[\text{C}_6\text{H}_7\text{O}_2(\text{COOCH}_3)_3]_n$
Poly acrylate	$(\text{CH}_2\text{CHCOOH})_n$
Poly metaacrylate	$(\text{CH}_2\text{CCH}_3\text{COOH})_n$
Poly binyl alcohol	$(\text{CH}_2\text{CHOH})_n$
Poly binyl butyral	$[\text{C}_4\text{H}_8(\text{CHOH}_2)_2]_n$
<u><Plasticizer></u>	
Sucrose acetate isobutylate	$\text{C}_{12}\text{H}_{20}\text{O}_{11}\text{CHCOOC}_4\text{H}_8\text{O}$
Glycerin	$\text{C}_3\text{H}_5(\text{OH})_3$
Di-butyl phthalate	$\text{C}_6\text{H}_4(\text{COO}_2\text{C}_4\text{H}_9)_2$
Di-iso decyl phthalate	$\text{C}_6\text{H}_4(\text{COOC}_{10}\text{H}_{21})_2$

binder for low firing ceramics. If the residual carbon exists in the alumina-glass composite, the dielectric constant increases with increasing carbon content as shown in Figure 7⁷⁾. Further more another difficulties




Fig. 7. Electrical Properties vs. Carbon Content.⁷⁾

encountered with the ceramic powder surface. Many polymers decompose at low temperature as shown in Figure 8⁷⁾. When the polymer mixed with fine powdered ceramic batch used to form green sheets, the forms do not decompose similarly as shown in Figure 8⁷⁾ due to highly active chemical surface of the fine glass-ceramic powder.

All of these material batch is from refined reagents. For example, IBM is making the glass from the raw materials excepted $\text{Al}_2\text{O}_3^{11)}$, then the glass is crashed to powder and sieved by a water flow siever to maintain the proper powder distribution. This is good for controlling surface chemical reaction.




Fig. 8. Polymer Degradation on Ceramic Surfaces.⁷⁾

Small amount of oxygen is introduced to the forming gas such as H_2+N_2 for the decomposition of the residual carbon. This should be carefully controlled to prevent the wiring metal oxidation, thus thermodynamics of metal -O-C system should be considered as shown in Figure 9⁷⁾




Fig. 9. Thermodynamics of Cu-O-C System.⁷⁾

4. Improvement of mechanical strength

The bending strength of alumina ceramics is around 300MPa. Typical glass ceramic of it is less than 100MPa without any improvement. Metallization induces some stress in the ceramic body, therefore over 200MPa of strength is preferably required for the multilayer substrates. No information described in these papers listed Table 1 and 2, how to improve the bending strength. One paper⁴⁾ indicated the strength as shown in Figure 10 and 11.





Figure10 Dependences of mullite content on dielectric constant and bending strength.⁴⁾

Figure 11
 Cross - section of Multilayer
 Ceramic Substrate⁸⁾



In Figure 10, providing over 200 MPa of the bending strength was in high content of mullite that is around 80wt% of mullite. This made the high dielectric constant. The glass was partially replaced to silica glass that introduced to improve not only the bending strength but the dielectric constant. Master et, al,⁷⁾ pointed out that the glass in the glass ceramic was cordierite crystallizable glass, thus provided the strong bending strength. Kamehara et, al,³⁾ introduced that the sharp cornered voids in the glass-ceramic depressed the strength, thus appropriate glass volume and firing temperature were required.

5. Preparation of multilayer ceramic substrate

Figure 12¹²⁾ shows a typical preparation method for multilayer ceramic substrate. Recent process for the sophisticated substrates are similar as Figure 12, but tend to finner and precized technology. Figure 13 shows the cross section of the substrate⁸⁾. Each through-holes of the layers were laminated in fairly match their locations, that seemed as straight bars through the 44 layers.

Table 2 shows the firing shrinkage was controlled into as small as $\pm 0.1\%$, even if having 63 layers. Highest controlled value was realized by them in all sintering products which are affected by uncertain surface phenomena. Unfortunately, there are no information about how to. That is a limited technology, not an advanced technology which means the leading technology to affect other different field.




Figure 12 Production Process for Multilayer Package of LSI's ¹²⁾

- 1) Nikkei Microdevices, No.11 P145~148(1990)
- 2) Y.Imanaka, K.Yamazaki, S.Aoki, N.Kamehara and K.Niwa,
"Effects of Alumina Addition on Crystallization of BorosilicateGlass"
Nippon Seramikkusu Kyoukai,97 [3] P309-13(1989)
- 3) N.Kamehara and K.Niwa, "Multilayer Ceramic Circuit Boards, for High
Density Pakcaging" Nippon Densijyohou Tsushin Gakkai Research
Meeting,ICD 89-96 P1-8(1989)
- 4) N.Ushifura, K.Sakamoto, K.Nagayama and S.Ogihaya, "Study of
Mullite-Glass Ceramics for substrates", Nippon Seramikkusu Kyoukai,
98[4] P377-83(1990)
- 5) Y.Imanaka, N.Kamehara and K.Niwa "The Sintering Process of
Glass / Alumina Conposites" Nippon Seramikkusu Kyokai, 98[8]
P812-16(1990)
- 6) K.Niwa, "Ceramic Fabrication Process before Firing-Tape Casting"
Seramikkusu(Japan) 19[2] P146-51(1984)
- 7) R.N.Master, L.W.Herron, R.R.Tummala,'Cofiring Process for
Glass-ceramic / Copper Multlayer Ceramic Substrate" Proceedings of 4 1st
Electric Component Conference, P5-9(1991)
- 8) F.kobayashi, Y.Watanabe, M.Yamamoto, A.Anzai, A.Takahashi, T.Daikoku
T.Fujita, "Hardware Technology for HITACHI M-880 Processor Group,
Proceedings of Electric Component and Technology Conferece
P693-703(1991)
- 9) R.R.Tummala, H.R.Potls, S.Ahmed, 'Packaging Technology for IBM Latest
Mainframe Computers (S / 3990 / ES' 900)' ibid P682-88(1991)
- 10) M.Kurano, Y.Shimada, 'Shrinkage control Technology for Multilayer
Microelectronics Conference, P304-311(1990)
- 11) Willian R.Swiss, "Fabrication ceramic sheets for Multilayer Substrates"
circuits Manufacturing, November pp, 43-47(1979)
- 12) Kanji Otsuka "Multilayer Ceramic Substrate",
Uchidarokaku-ho / Japan(1987)