

AC HOT-CARRIER EFFECTS UNDER VERY FAST TRANSIENT STRESSING AND ITS IMPACT ON 16M DRAM

Yoon Jong Huh, J. Kim and Yung Kwon Sung

Korea University, Electrical Engineering Dept., Sungbuk-ku, Anam-Dong 1, Seoul 136, Korea


DC hot-carrier stress degradation in MOSFETs is well known but AC hot-carrier effects and its impact on the VLSI environment have not been thoroughly investigated. Recent observations have indicated that the dynamic form of stressing that occurs in a circuit operation with the drain and gate pulsing could cause more severe degradation than the static form. But the rising rate dv/dt of the AC input signals supplied by the external signal generator is lowered by the wiring inductance. It suggests that past studies can't accurately estimate the degradation of MOSFETs in actual VLSI's. In this paper, on-chip hot-electron test/stress structures have been developed to investigate the dynamic effects in hot-carrier induced degradation of 0.5 micron n-MOSFETs under various pulsed operation conditions. The impact of hot-carriers on VLSI circuits are also studied extensively by stressing an actual 16M DRAM chip under active cycling.

1. INTRODUCTION


An understanding of the degradation phenomenon induced by hot-carriers in MOSFETs becomes more and more important in developing ULSIs using deep sub-micron technologies. There has been much interest in correlating the damage that results during static stress to damage under dynamic stress conditions. In particular, many of these studies have compared AC stress lifetimes to lifetimes predicted by quasi-static applications. In these reports, stress under AC or dynamic conditions was significantly worse than might be expected from quasi-static sum of DC stress [1],[2]. Much attention has been focused on this "enhanced AC stress" effect [3]. The operation frequency and switching time of the modern high-speed LSI's are around 100MHz and in the sub-nanosecond range, respectively. However, no work has been reported on degradation of MOSFETs suffering from various kinds of dynamic stressing with steep transient wave forms. This paper investigates the hot-carrier induced degradation of 0.5 μ m MOSFETs under different gate and drain voltage phases with sub-nanosecond transient times and the results are compared with not the quasi-static sum of static stressing data, but with the normal static stressing data. The impact of hot-carriers on VLSI circuits are also studied extensively by stressing an actual 16M DRAM chip using an 0.6 μ m CMOS process with its $t_{ox}=150\text{\AA}$.

2. HOT-CARRIER DEGRADATION

The on-chip test structures have been fabricated with a 0.5 μ m CMOS process to evaluate hot-carrier induced degradation of MOSFETs under sub-nanosecond transient stressing conditions. The micro-photograph of the test pattern and the equivalent circuit configuration used for the AC stressing test is shown in Fig.1. Four kinds of gate and drain phases are used to find out the worst case gate and drain voltage phase conditions. Fig.3 shows measured wave forms for the drain and gate voltages at a supply voltage of 6V with an oscillation frequency of 135MHz.



a) Equivalent circuit diagram.



b) Micro-photograph of the test pattern.

Fig. 1. Test pattern used for stress/test.




Fig.2. ΔG_m as a function of stressing time at a supply voltage of 6V for AC vs. DC stressing.

Early reports showed that gate voltage transients (with constant drain voltage) lead to enhanced degradation, whereas drain voltage transients (with constant gate voltage), do not. [4],[5]. It was further claimed that the falling gate voltage edge, not the rising, is responsible for enhanced degradation. However, their conventional approach using an external pulse generator has produced controversial results [6] due to external parasitic effects associated with measurement setup. The test conditions for dynamic and static stressing as well as device structures are summarized in Table 1. The dependence of ΔG_m as a function of stressing time for four kinds of gate and drain voltage phases and DC stressing at a supply voltage of 6V is plotted in Fig.2. All of the gate/drain voltage phases, except for edge overlapping, shows more severe degradation than the DC stress. Of the four kinds of gate and drain voltage phases, case D shows the most severe degradation. Although the results for cases B and C are very similar, there is slightly more degradation in case C. As for case A, there is hardly any form of degradation compared with that of DC stressing degradation. The reason why case D shows the worst form of degradation is because of the combining of cases B and C, which when combined, accelerates the degradation process.

Table 1. Test structure and device structure.

Test Conditions	AC Stress @Vcc=6V f=135 MHz tr,tf=0.5ns	Case A		Edge Overlapping
	DC Stress	Case B		Leading Vgs
Case C			Leading Vds	
Case D			Static Vds with pulsed Vgs	
— = Vds - - - = Vgs				
Device Structure	Drain Structure	LDD		
	Size	0.5/10		
	Tox	100Å		




Fig.3. Measured wave forms

Previous studies have shown that case B is worse than case C, but our research indicates that the opposite is true. It suggests that past studies using external pulse generators can't accurately estimate the degradation of MOSFETs in actual LSIs. AC stressing followed by the increasing of off-state leakage currents are plotted in Fig.4. The enhancement of this leakage component could be due to the trapped charges near the drain region which causes a narrowing of the local depletion region. Since transistors in a circuit at a precharge cycle could be under a bias of zero volts on the gate and Vcc on the drain, the stand-by current will be increased due to the gate induced drain leakage current (GIDL) component. Fig.5 shows that hot-carrier effects on the stand-by and active currents. As shown

in Fig.4, the stand-by current (I_{ec2}) rapidly increases and peaks at a stressing time of 17 hours while after the peak, the stand-by currents gradually decreases. However, the active current is decreased as stressing time is increased. The reason behind this is because of the increasing of threshold voltage and the decreasing of the operating currents. The trac shmoo plot in Fig.6 shows the speed degradation under active cycling at $V_{dd}=7V$ with a stressing time of 48 hours. It seems that the degradation of the complete transistor parameter has an impact on the degradation of DRAM access time.




Fig.4. Saturation region sub-threshold curves for $0.5\mu m$ NMOS transistor before and after 12 hrs. of stress at 6V. Measured curves at $V_{ds}=0.5V$ and $3V$.






Fig.5. Active and stand-by current degradation vs. stress time.



a) Before stress.



b) After stress.

Fig.6. The shmoo plot for the DRAM chip stressed at 7V.

3. CONCLUSION

AC hot-carrier effects under very fast transient stressing are thoroughly investigated. The external parasitic free on-chip stress/test structures were used to find out the correlation between AC and DC stressing. Of the four kinds of gate and drain voltage phases, the pulsed condition of the static V_{ds} with pulsed V_{gs} shows the most severe degradation. As the data shows, contrary to previous studies, there is more degradation in the case of leading V_{ds} in

comparison with the case of leading V_{gs} . In order to comprehend the effects of hot-carrier on DRAMs, a $0.6\mu\text{m}$ 16M DRAM chip has been stressed. The degradation of the observed standby currents characteristics has been attributed to the increase of off-state leakage current. It seems that the degradation of the complete transistor parameter has an impact on the degradation of the DRAM access time.

REFERENCES

- [1] W. Weber, C. Werner, and G. Dorda, "Degradation of N-MOS-transistors after pulsed stress," IEEE Electron Device Lett., vol. EDL-5, p. 518, 1984.
- [2] W. Weber, C. Werner, and A. Schwerin, "Lifetimes and substrate currents in static and dynamic hot-carrier degradation," in IEDM Tech. Dig., 1986, p. 390.
- [3] R. Bellens et al., "Analysis of the mechanisms for the enhanced degradation during AC hot-carrier stress of MOSFETs," in IEDM Tech. Dig., 1988, p. 212.
- [4] J.Y. Choi, P.K. Ko, and C. Hu, "Hot-carrier-induced MOSFET degradation under AC stress," IEEE Electron Device Lett., vol. EDL-8, p. 333, Aug. 1987.
- [5] J.Y. Choi, P.K. Ko, and C. Hu, "Hot-carrier-induced MOSFET degradation: AC versus DC stressing," in Proc. VLSI Symp., 1987, pp. 45-46.
- [6] Mistry and Doyle, "AC versus DC hot-carrier degradation in n-channel MOSFETs," IEEE ED., vol. 40, No.1, p. 96, Jan. 1993.