Transactions of the Materials Research Society of Japan. Vol. 20 C 1996 MRS-J. All rights reserved.

# CHARACTERIZATION OF SrBi<sub>2</sub>Ta<sub>2</sub>O<sub>9</sub> FILMS PREPARED ON Si SUBSTRATES BY SOL-GEL METHOD

Eisuke Tokumitsu, Hidemasa Zama and Hiroshi Ishiwara

Precision & Intelligence Lab. Tokyo Institute of Technology, Midori-ku, Yokohama 226, Japan

 $SrBi_2Ta_2O_9$  films are prepared by the sol-gel technique on n-Si(100) substrates. Ploy-crystalline  $SrBi_2Ta_2O_9$  films can be obtained on Si substrates and the crystallite orientations of the film on Si were similar to those of the films prepared on Pt/Ti/SiO<sub>2</sub>/Si substrates. It is shown by the secondary ion mass spectrometry (SIMS) that the inter-diffusion was suppressed even at such high annealing temperatures, which is in contrast to the PZT films which strongly diffuses into Si substrates. The C-V plot showed a hysteresis loop with a counterclockwise trace with a memory window of 0.3V for ±4V sweep due to the ferroelectric nature of the SrBi\_2Ta\_2O\_9 films.

### **1. INTRODUCTION**

Recently, there has been a growing interest on ferroelectric materials for non-volatile memory applications. Non-volatile memories using ferroelectric capacitors have been widely studied, recently, which utilize basically destructive read operations. On the other hand, nonvolatile memories using metal-ferroelectric-semiconductor field-effect transistors (MFSFETs) make non-destructive read operation possible. In addition, MFSFETs can be used as adaptive-learning analog memories in neural network systems [1]. However, preparation of the ferroelectric thin films directly on Si substrates with good interface is very difficult because of the chemical reaction of Si and ferroelectric materials. Particularly, it is well known that ferroelectric PbZrTiO<sub>3</sub>(PZT) films easily react with Si and inter-diffusion of Pb and Si at the PZT/Si interface occurs even at temperatures as low as 500 °C [2,3]. Nakao et al. [4] reported MFMIS (metal-ferroelectric-metalinsulator-semiconductor) FET structure using PZT and SiO, as a ferroelectric film and a gate insulator. In this structure, the excellent interface properties of SiO<sub>2</sub>/Si is available. However, it becomes difficult to apply sufficient voltage to the PZT film because the dielectric constant of PZT films is much higher than that of SiO<sub>2</sub> ( $\varepsilon$ =3.9). Consequently, it needs high operation voltage to apply large enough voltage

to reverse the polarization of the PZT film.

Hence, the search of the other ferroelectric materials is an important issue to fabricate MFSFETs. The use of ferroelectric fluorides such as  $BaMgF_4$  is one of the interesting approaches, however, MFSFETs using  $BaMgF_4$  films still suffer from short retention time [5, 6]. On the other hand,  $SrBi_2Ta_2O_9$  (SBTO) has attracted much attention because it has superior fatigue-free properties [7, 8] and many reports on the preparations and applications of ferroelectric SBTO films have been reported [9,10]. However, the electrical and interface properties of SBTO films formed on Si substrates is not clear at present. In this paper, we report the preparation and characterization of SBTO films grown on Si and SiO<sub>2</sub>/Si substrates by the sol-gel method.

### 2. EXPERIMENTAL

SBTO films were prepared by the sol-gel method directly on n-Si(100) substrates. Pt/Ti/SiO<sub>2</sub>/Si substrates were used for the measurements of the P-E hysteresis of the grown SBTO films. SBTO sol-gel solution was spin-coated and consolidated at 500 °C for 10 min. After the above process was repeated several times, the films was annealed at 750°C for 30 min in an oxygen ambient. The thickness of the SBTO film was varied from 100 nm to 240 nm. Then after Pt top electrodes were formed by the vacuum evaporation technique, the samples were annealed again at 800 °C for 30 min in an oxygen ambient. Electrodes area is  $3 \times 10^{-4}$  cm<sup>2</sup> (200  $\mu$ m in diameter).

X-ray diffraction (XRD) measurement was employed to characterize the crystalline quality of the SBTO films. Electrical characteristics of the SBTO films grown on Si substrates were characterized by the capacitance-voltage (C-V) measurements. Inter-diffusion of the SBTO films and Si substrates was measured by the secondary ion mass spectrometry (SIMS).

### **3. RESULTS AND DISCUSSION**

#### 3.1 Crystalline Quality

Fig.1 shows XRD patterns of SBTO films grown on (a) Pt/Ti/SiO<sub>2</sub>/Si and (b) Si substrates, respectively. It is found that ploy-crystalline SBTO films were obtained on both Pt/Ti/SiO<sub>2</sub>/Si and Si substrates. As shown in Fig. 1, diffraction peaks from (105), (110), (200) and (215) crystallites are observed for SBTO films formed directly on Si substrates, which are also observed for the films prepared on Pt/Ti/SiO<sub>2</sub>/Si substrates. To clarify the ferroelectric characteristics of the SBTO films used in this work, P-E hysteresis loops were measured for the SBTO formed on Pt/Ti/SiO<sub>2</sub>/Si substrates as shown in Fig. 2. Obtained remanent polarization (Pr), coercive field (Ec), and relative dielectric constant ( $\varepsilon_r$ ) are 6.3  $\mu$ C/cm<sup>2</sup>, 46 kV/cm, and 250, respectively. These values are similar to those reported in the literature.

Next, interdiffusion of SBTO films were studied by measuring the depth profiles of constituent elements using secondary ion mass spectrometry (SIMS). It is found in Fig. 3 that the inter-diffusion is suppressed and rapid change of Sr, Bi, Ta, and Si are observed at the SBTO/Si interface. This is in contrast to the PZT films which strongly diffuses into Si substrates even at low temperatures around 500 °C. It is worth noting that the SBTO films used in this work were first annealed at 750 °C followed by the second annealing at 800 °C and that each annealing time was as long as 30 min. This asset makes the SBTO films very promising for MFSFET applications.



Figure 1 X-ray diffraction patterns of SBTO films grown on (a) Pt/Ti/SiO<sub>2</sub>/Si and (b) Si substrates.



Figure 2 P-E hysteresis loops of SBTO formed on Pt/Ti/SiO<sub>3</sub>/Si.



Figure 3 Depth profiles of constituent elements of the SBTO film prepared on Si substrate measured by SIMS.

#### **3.2 Electrical Properties of SBTO/Si Structure**

Next, capacitance-voltage (C-V) and current voltage (I-V) characteristics were measured at room temperature. The SBTO film was directly grown on n-Si(100) substrate with a thickness of 180 nm. The I-V characteristics is shown in Fig. 4. Reasonably low leakage current was obtained below 4 V. However, when the applied voltage is larger than 4 V, the leakage current suddenly increases as shown in Fig. 4. Hence, for the C-V measurements, the applied voltage was varied from -4V to +4V. The



Figure 4 Current-voltage (I-V) characteristics of SBTO/Si structure.



Figure 5 Capacitance-voltage (C-V) characteristics of SBTO/Si structure.

C-V plot is shown in Fig. 5. A hysteresis loop with a counterclockwise trace was clearly observed. This is due to the ferroelectric nature of the SBTO film and a memory window is estimated about 0.3V. The memory window in the C-V plot corresponds to the twice of the coercive voltage. If it is assumed that the coercive field of SBTO films on Si substrates is 46 kV/cm as obtained for the SBTO film on Pt/Ti/SiO\_/Si substrates (Fig. 2), the memory window in this structure should be 1.6V (=2Vc). The small memory window of 0.3 V obtained here is because the low-dielectric constant layer, probably an SiO, layer, was formed at the SBTO/Si interface during the film growth process. Hence, the voltage applied to the SBTO layer becomes small. By measuring the capacitance with varying the SBTO film thickness, the thickness of the SiO<sub>2</sub> layer is estimated to be about 9 nm. Because of the presence of this SiO<sub>2</sub> layer, most of the voltage applies to the SiO<sub>2</sub> layer. The voltage actually applied to the SBTO layer is estimated to be only 1 V for a total applied voltage of 4 V. Hence, a coercive voltage obtained from a P-E hysteresis loop for  $\pm 1$  V sweep should be used to estimate the magnitude of the memory window. In our experiments, the 2Vc value calculated from the P-E characteristics for  $\pm 1$  V sweep is about 0.2 V, which is close to the observed memory window of 0.3 V.

## 3.3 Electrical Properties of SBTO/SiO<sub>2</sub>/Si Structures

As shown in Fig. 4, a low breakdown voltage is one of the problems when SBTO films are directly deposited on Si substrates. Since the SiO, layer was automatically formed during the growth process, we intentionally formed the thin thermal oxide before the SBTO film growth. The thermal oxide can improve not only the interface properties but also I-V characteristics, which allow us to apply higher voltages. SiO<sub>2</sub> layers were formed by the conventional thermal oxidation process using O<sub>2</sub>. The thickness of the SiO<sub>2</sub> layer was varied from 12 nm to 40 nm. Figure 6 shows the I-V characteristics of the SBTO/SiO<sub>2</sub>/Si structure when the SiO<sub>2</sub> thickness is 40 nm. The thicknesses of the SBTO is 175 nm. It is found that the breakdown voltage is above 30 V. Hence, we measured the C-V characteristics with varying the applied voltage from -28 V to +28 V as shown in Fig. 7. Normal C-V curve was observed even though the applied voltage was as high as  $\pm 30$ V. A counter-clockwise trace of C-V plot is clearly seen in Fig. 7. Since no hysteresis was observed when the applied voltage is small, the counterclockwise hysteresis obtained here is caused by the ferroelectric SBTO film.

The memory window determined from Fig. 7 is 0.66 V, which is more than twice as large as that obtained for the directly deposited SBTO film on Si



Figure 6 I-V characteristics of SBTO(175nm)/ SiO<sub>2</sub>(40nm)/Si structure.



Figure 7 C-V characteristics of SBTO(175nm)/ SiO<sub>2</sub>(40nm)/Si structure.

substrates. However, to obtain a memory window of 0.66 V, a large operation voltage is necessary in this structure. This is because the structure has a relatively thick (40 nm) SiO<sub>2</sub> layer and hence most of the voltage is focused on the SiO<sub>2</sub> layer. To decrease the operation voltage, we next reduced the SiO<sub>2</sub> thickness from 40 to 12 nm. Figure 8 shows I-V characteristics of the SBTO/SiO<sub>2</sub>/Si structure for a SiO<sub>2</sub> thickness of 12 nm. The thicknesses of the SBTO is 175 nm. It is found that the breakdown



Figure 8 1-V characteristics of SBTO(150nm)/ SiO<sub>2</sub>(12nm)/Si structure.

voltage was sufficiently improved up to 11 V. Then we measured the C-V characteristics with a voltage sweep of  $\pm 9$  V as shown in Fig. 9. In this case we also observed a counterclockwise hysteresis loop with a memory window of 0.5 V for reasonably low operation voltages ( $\pm 9$  V). In this sample structure, 2 V out of 9 V can be applied to the SBTO layer. Since the 2Vc estimated the P-E loop for the  $\pm 2$  V sweep is 0.4 V, the memory window obtained in this work roughly agrees with 2Vc. This suggest the hysteresis obtained in this work is mainly due to the ferroelectric nature of the SBTO films itself.



Figure 9 C-V characteristics of SBTO(150nm)/ SiO<sub>2</sub>(12nm)/Si structure.

### 4. SUMMARY

We have demonstrated that  $SrBi_2Ta_2O_9$  (SBTO) films can be prepared by the sol-gel technique directly on n-Si(100) substrates. Ploy-crystalline SBTO films were obtained on Si substrates and the crystallite orientations of the film on Si were similar to those of the films prepared on Pt/Ti/SiO<sub>2</sub>/Si substrates. SIMS analysis indicated that the inter-diffusion of SBTO and Si was relatively small and that the abrupt interface was obtained even at high annealing temperatures. This is in contrast to the PZT films which strongly diffuses into Si substrates. The C-V plot showed a hysteresis loop with a counterclockwise trace with a memory window of 0.3 V for  $\pm 4$  V sweep due to the ferroelectric nature of the SBTO films. Furthermore, by inserting the thin thermal oxide between the SBTO films and Si substrates, the breakdown voltage was sufficiently improved. A memory window of 0.5 V was obtained in the C-V measurements when the applied voltages are  $\pm 9$  V.

### ACKNOWLEDGMENTS

This work was partially supported by a Grant-in-Aid for Scientific Research on Priority Areas (No.07248105) from the Ministry of Education, Science and Culture. One of the authors (E. Tokumitsu) is also thankful for the support by the Asahi Glass Foundation.

#### REFERENCES

- 1. H. Ishiwara, Jpn. J. Appl. Phys., 32 (1993) 442
- E. Tokumitsu, K. Itani, B. K. Moon, and H. Ishiwara, Mat. Res. Soc. Symp. Proc., Vol.361 (1995) 427
- Y. Shichi, S. Tanimoto, T. Goto, K. Kuroiwa, Y. Tarui, Jpn. J. Appl. Phys., 33 (1994) 5172
- Y. Nakao, T. Nakamura, A. Kamisawa, and H. Takasu, Integrated Ferroelectrics, 6 (1995) 23
- D. R. Lampe, D. A. Adams, M. Austin, M. Polinsky, J. Dzimianski, S. Sinharoy, H. Buhay, P. Brabant, and Y. M. Liu, Ferroelectrics, 133 (1992) 61
- K. Aizawa, T. Ichiki, T. Okamoto, E. Tokumitsu, and H. Ishiwara, Jpn. J. Appl. Phys., 35 (1996) 1525
- 7. T. Mihara, H. Watanabe, C. A. Pazde Araujo, Jpn. J. Appl. Phys. 33 3996 (1994)
- 8. O. Auciello, 8th Int. Symp. Integrated Ferroelectrics, Tempe, March, 1996
- R. E. Jones, P. Zurcher, P. Chu, D. J. Taylor, S. Zafar, B. Jiang and S. J. Gillespie, 8th Int. Symp. Integrated Ferroelectrics, Tempe, March, 1996
- H. Koike, T. Otsuki, T. Kimura, M. Fukuma, Y. Hayashi, Y. Maejima, K. Amanuma, T. Tanabe, T. Matsuki, S. Saito, T. Takeuchi, S. Kobayashi, T. Kunio, T. Hase, Y. Miyasaka, N. Shohata, M. Takada, IEEE Int. Solid State Circuits Conf. San Francisco, February 1996