

## Analyses of the Carrier Mobilities of MISFETs with Silicate Gate Dielectrics

A. Nishiyama, R. Iijima, T. Yamaguchi, M. Koyama and M. Takayanagi\*

Advanced LSI Research Laboratory, Corporate R&D Center, Toshiba Corporation,

\* SoC R&D Center, Semiconductor Company, Toshiba Corporation,

Fax: +81-45-770-3286, e-mail: a-nishiyama@amc.toshiba.co.jp

Comprehensive analyses of the carrier mobilities in MISFETs with thin HfSiON gate dielectrics have been performed. Through careful examination of the temperature dependence of the mobilities in nMIS and pMIS structures, the main scattering mechanisms of the electrons and holes for various effective field ( $E_{eff}$ ) regions associated with the high-k gate stack were determined. Remote Coulomb scattering dominates the mobility in the low  $E_{eff}$  region both for electrons and holes. It has also been revealed that the remote phonon scattering is the major scattering mechanism for nMIS in the medium  $E_{eff}$  region, whereas it is not for pMIS. Although surface roughness scattering dominates the scattering mechanism in the high  $E_{eff}$  region, the presence of Hf and N in the gate dielectric modifies the scattering in different manners for electrons and holes.

Key words: mobility, high-k, silicate, MISFET

### 1. INTRODUCTION

Down-scaling of MIS transistors to the sub-50nm technology node is prompting many technological challenges concerning various parts of the nano-structure, including the demand for the realization of an ultra-thin (less than 2nm) gate dielectric stack. A large intrinsic leakage current is expected for such a thin film with conventional gate dielectric materials such as SiO<sub>2</sub> or SiON, leading to a substantial power consumption increase of ULSIs. Therefore, investigations on high-k gate stacks are being conducted intensively. Several characteristics are required for the alternative gate insulator: The realization of low leakage current through the film requires a large dielectric constant and a large barrier height for electrons and holes that try to penetrate the bandgap. Reliability against TDDB, BTI and hot carriers is also of great concern. Good thermal stability above 1000°C must be satisfied for the application to the conventional LSI fabrication processes. Furthermore, smaller scattering probability of electrons and holes is indispensable in order to maintain high drive current of MISFETs with high-k gate dielectrics.

HfSiON is regarded as one of the most promising candidates for gate dielectric materials. It has been reported that this material shows high dielectric constants [1] and relatively large bandgaps [2]. These attributes resulted in a large leakage current suppression relative to conventional SiO<sub>2</sub> [1]. Good reliability of this material has also been reported recently [3]. Moreover, the high thermal stability of HfSiON against the phase separation and the impurity diffusion through the thin film makes it one of the most promising materials [1,4].

Recently, MISFETs using this material with carrier mobilities comparable to those of SiO<sub>2</sub>, especially in the high effective field range, have been reported [3,5-8] from many institutes. However, the scattering mechanisms determining or influencing electron and

hole mobilities are unclear for the entire range of the effective electric field,  $E_{eff}$ . Through careful examination of the temperature dependence of the mobilities in nMIS and pMIS structures, we extracted the scattering mechanisms of the electrons and holes associated with the high-k gate stack for various  $E_{eff}$  regions. We also revealed the influence of Hf and N presence in the gate dielectric.

### 2. EXPERIMENTAL

nMIS and pMIS transistors with HfSiON gate dielectrics and poly-Si gate electrodes were fabricated by the conventional CMIS processes. The channel impurity level was kept low (about  $3 \times 10^{16} \text{cm}^{-3}$ ) in order to avoid the large substrate impurity scattering in this experiment. Thin films of Hf silicate with Hf relative concentration (Hf/Hf+Si) of 50% were deposited using metal organic chemical vapor deposition (MOCVD) on hydrogen-terminated Si surface. The equivalent oxide thickness (EOT) of these films was around 2.0nm. Post-deposition annealing (PDA) was carried out in O<sub>2</sub> ambient. Nitridation using Ar/N mixed plasma at RT was performed, followed by post-nitridation annealing (PNA). High-temperature rapid thermal annealing for the impurity activation was carried out above 1000°C. MOSFETs with the conventional SiO<sub>2</sub> gate dielectrics were also fabricated using the same process as reference samples.

### 3. RESULTS AND DISCUSSION

#### 3.1 Characterization of HfSiON gate stack

Figure 1 shows the interface states of the HfSiON gate stack measured with the charge pumping technique. The frequency dependence of the charge pumping current indicates that the interface trap density of HfSiON is about  $5 \times 10^{10} \text{cm}^{-2} \text{eV}^{-1}$  (Fig. 1), which is a little larger than that of SiO<sub>2</sub> but still very small. The interface

states did not show large thickness dependence. We concluded that the influence of these traps on the mobility is negligible [9].




Fig. 1. Charge pumping currents as a function of frequency in the MISFETs with the HfSiON gate insulator of various thicknesses. The result for the conventional MOSFET with SiO<sub>2</sub> gate insulator is also shown.




Fig. 2. Dependence of the threshold voltage  $V_{th}$  of nMISFET on the EOT of the high-k stack. The  $V_{th}$  dependence of EOT expected for the MISFET without any fixed charge is also shown as a reference. The  $V_{th}$  increase rate as a function of EOT for HfSiON MISFETs is larger than the ideal case.

Figure 2 shows the dependence of nMIS threshold voltage  $V_{th}$  on the EOT of the high-k stack.  $V_{th}$  increased with the EOT increase almost linearly. The  $V_{th}$  expected for the nMISFET without fixed charges is also shown. Although the EOT increase itself leads to larger threshold voltage, the slope of  $V_{th}$  increase of MISFET with HfSiON surpassed that of the ideal one. Therefore, it is expected that a negative fixed charge is located near the interface and the amount was estimated to be as large as  $1 \times 10^{12} \text{ cm}^{-2}$ , which enhances the scattering probability of the carriers in the channel as shown below. Similar analyses have been performed for pMISFETs and they indicated the same results.

### 3.2 Mobility analyses of nMISFET

Figure 3 shows the electron mobility as a function of the effective electric field  $E_{eff}$  in the nMISFET with HfSiON gate dielectric. Measurement temperature is taken as a parameter in this figure. The mobility in MOSFET with the conventional SiO<sub>2</sub> gate insulator is also shown. The electron mobilities decreased with the increase in the measurement temperature for both cases, however, they are lower with HfSiON than those for MOSFET with SiO<sub>2</sub> for the entire effective field region at any temperature measured. These results also indicate that the mobility is particularly low at the low  $E_{eff}$  region. In order to extract the scattering components inherent to HfSiON, the following equation was used, assuming the validity of Matthiessen's rule:

$$\Delta\mu \equiv \left( \frac{1}{\mu_{\text{HfSiON}}} - \frac{1}{\mu_{\text{SiO}_2}} \right)^{-1} \quad (1)$$

where  $\mu_{\text{HfSiON}}$ ,  $\mu_{\text{SiO}_2}$  and  $\Delta\mu$  are mobilities measured for the HfSiON MISFET, for the SiO<sub>2</sub> reference MOSFET and the additional mobility component associated with HfSiON, respectively.




Fig. 3. Electron mobility as a function of the effective electric field in the nMISFET with HfSiON gate dielectric. Measurement temperature is taken as a parameter in this figure. Also shown is the mobility in MOSFET with the conventional SiO<sub>2</sub> gate insulator.

Figure 4 shows the  $\Delta\mu$  dependence on the inversion carrier density  $N_s$ , taking measurement temperature as a parameter. It is found that  $\Delta\mu$  at low temperature, for example 223K, significantly increases with an increase in  $N_s$ . This fact indicates that the mobility degradation at low temperature is mainly due to Coulomb scattering associated with charges in dielectrics [10], since the strong screening effects make the probability of Coulomb scattering small in the high  $N_s$  region [12]. However, this figure also shows a phenomenon which cannot be explained only with the Coulomb scattering model: the  $N_s$  dependence of  $\Delta\mu$  is weaker for higher measurement temperatures. Since similar screening effects are expected even at higher temperatures for Coulomb scattering, this phenomenon is inconsistent with this model.




Fig. 4.  $\Delta\mu$  dependence on the inversion carrier density  $N_s$ . The measurement temperature was varied from 223K to 473K.

In fact, mobility slightly decreases with an increase in temperature at the high  $N_s$  region. If the mobility degradation is due only to the Coulomb scattering,  $\Delta\mu$  should at least increase for higher temperatures irrespective of  $N_s$ , since the high average kinetic energy of inversion-layer electrons makes the probability of Coulomb scattering small at high temperature [11,12]. Therefore, it is reasonable to suppose that another scattering mechanism exists in higher  $N_s$ , namely higher  $E_{eff}$  region.

Figure 5 shows the additional mobility curves in low and medium  $E_{eff}$  regions at various measurement temperatures. It is clearly observed that the mobility in the medium  $E_{eff}$  region decreases with the increase in the measurement temperature, in spite of the increase in low  $E_{eff}$  range. We believe that this is explained in terms of the remote phonon scattering [13,14] associated with the soft phonon in HfSiON.

Figure 6 shows the electron mobility as a function of the effective electric field in the nMISFET with HfSiON




Fig. 5. Additional mobility curves in low and medium  $E_{eff}$  regions at various measurement temperatures (23K-77K-223K-300K-373K-423K-473K).

measurement temperatures (23K-123K). The mobility in MOSFET with the conventional SiO<sub>2</sub> gate insulator is also shown. It is observed that the mobility at low measurement temperatures converges on one line both for HfSiON and SiO<sub>2</sub> cases. Since it is considered that the amount of phonons causing scattering dramatically decreases at low temperatures and that the surface roughness scattering does not depend largely on temperature [15], this convergence line is thought to be determined by the roughness scattering. Compared with the scattering on the  $E_{eff}$  for MOSFET with SiO<sub>2</sub>, that of HfSiON has weaker dependence on the  $E_{eff}$  as shown by the long dash lines in Fig. 6.




Fig. 6. Electron mobility as a function of the effective electric field in the nMISFET with HfSiON gate dielectric at temperatures including very low regions (22K-123K). Mobility in MOSFET with the conventional SiO<sub>2</sub> gate insulator is also shown. Long dash lines indicate the dependence of the electron mobility on  $E_{eff}$ .




Fig. 7. Electron mobility as a function of  $E_{eff}$  for nMISFET with HfSiO and HfSiON. The results for two measurement temperatures are shown.

In order to distinguish the influence of Hf and N in gate dielectrics, a MISFET with HfSiO was also fabricated and compared with the result for HfSiON. Figure 7 shows the electron mobility as a function of  $E_{eff}$  of this device. The results are shown for two measurement temperatures, 23K and 473K. The long dash lines represent the electron mobility dependence on  $E_{eff}$  at the high  $E_{eff}$  region. That of HfSiO shows that the weak dependence is observed even only with Hf present in the gate dielectric. With further N incorporation, however, a much weaker tendency is observed for the  $E_{eff}$  where the surface roughness scattering dominates.





Fig. 8. Hole mobility dependence on the effective field in pMISFETs with (a) SiO<sub>2</sub> and (b) HfSiON gate dielectrics. The measurement temperature was varied from 23K to 473K.

Although the above-mentioned phenomenon has not been explained yet, a few possible explanations exist, such as a change in the roughness mean square (RMS) or the correlation length. Even a modification of the roughness correlation function itself may lead to a change of the dependency and the absolute value of the mobility. This figure also reveals that in addition to the decrease in the electron mobility due to the Hf present in the gate dielectric, the N incorporation further decreases the electron mobility in the medium  $E_{eff}$  range where the remote phonon scattering dominates. A study of the change in the phonon energy due to the N incorporation should be performed in order to elucidate the reason for this phenomenon.

### 3.3 Mobility analyses of pMISFETs

Figure 8 shows the hole mobility dependence on the  $E_{eff}$  in pMISFETs with (a) SiO<sub>2</sub> and (b) HfSiON gate dielectrics. The measurement temperature was varied from 23K to 473K. As in the case of the electron mobility, the hole mobilities of the HfSiON MISFET generally showed lower values than those of the conventional SiO<sub>2</sub> MISFET. By using equation (1), the mobility component associated with HfSiON thin film was extracted as  $\Delta\mu$ . The roughness scattering component in HfSiON MISFETs is not necessarily the same as that in SiO<sub>2</sub> MISFET. Therefore, the roughness scattering component of SiO<sub>2</sub> MISFET was modeled and removed from  $\mu_{SiO_2}$ , prior to  $\Delta\mu$  calculation by equation (1). This procedure directly provided the roughness scattering component in the HfSiON MISFET as shown below.

Figure 9 shows  $\Delta\mu$  as a function of  $E_{eff}$ . The measurement temperature is taken as a parameter. The mobility in the low  $E_{eff}$  region decreased due to the decrease in the measurement temperature with a large  $E_{eff}$  dependence. This is characteristic of the Coulomb scattering as also shown in Figs. 4 and 5 for the electron mobility.

Since the same amount of fixed charge exists in the high-k stack in pMISFETs as mentioned above, it is reasonable that this component is also observed in these devices.

The difference between hole and electron mobilities emerges especially in the medium  $E_{eff}$  region: Although the mobility component, which decreases as the measurement temperature increases, is observed for the electron mobility as in Fig. 5, it is not present in the case of the hole mobility. On the other hand, another scattering component which does not have large temperature dependence dominates medium and high  $E_{eff}$  regions. This component is considered to originate in the roughness scattering in the HfSiON gate stack. Comparison of this component with that in the SiO<sub>2</sub> gate stack indicates  $E_{eff}$  dependence similar to that of the reference device, but lower mobility value. This phenomenon for the hole mobility also differs from that in the case of the electron mobility.




Fig. 9.  $\Delta\mu$  as a function of  $E_{eff}$ . The measurement temperature is taken as a parameter.




Fig. 10. Electron mobility as a function of  $E_{eff}$  for HfSiO and HfSiON pMISFETs. The measurement temperature is taken as a parameter.

In order to distinguish the influence of Hf and N in gate dielectrics, pMISFET with HfSiO was also fabricated and compared with the result for HfSiON. Figure 10 shows the hole mobility as a function of  $E_{eff}$ . The results are shown for two measurement temperatures, i.e. 23K and 473K. The long dash lines represent the dependence of the hole mobility on  $E_{eff}$  at the high  $E_{eff}$  region. That of HfSiO shows almost the same value as in the SiO<sub>2</sub> pMISFET. With further N incorporation, however, the mobility was suppressed although its  $E_{eff}$  dependence remained the same. Further investigation is needed to arrive at a satisfactory explanation of this phenomenon. No clear remote phonon component was observed for either HfSiO or HfSiON pMISFET, even at 473K.

### 3.4 Further improvement of the carrier mobility in HfSiON MISFETs

As mentioned above, the electron and hole mobilities in HfSiON MISFETs generally show lower values than those in SiO<sub>2</sub> MISFET, except in the case of very high  $E_{eff}$  region in nMISFETs. Since mobility in the high  $E_{eff}$  region directly influences the driveability of transistors, it should be enhanced as much as possible. Electron mobility is suppressed by the remote phonon scattering as well as the surface roughness scattering in these  $E_{eff}$  regions, whereas the hole mobility is suppressed mainly by the surface roughness scattering. Since it has been revealed that N incorporation enhances the scattering probability of these components, an intensive investigation on the influence of the amount and location of Hf and N should be conducted. In fact, nitrogen depletion from the interface between the gate insulator and the substrate has been reported to be effective in enhancing the mobility in the high  $E_{eff}$  region for SiON [16]. Considering that the N incorporation is indispensable to keep the thermal stability of the high-k material [1,4], the amount and/or the location of this element should be optimized through close investigation. Since electron and hole mobilities are determined by the Coulomb scattering, which originates in charges in HfSiON films in the low  $E_{eff}$  region, measures for reducing the amount, such as the optimization of the formation processes are necessary in the case that the scattering component influences the mobility in the high  $E_{eff}$  region [17].

## 4. CONCLUSIONS

Comprehensive analyses on the carrier mobilities in MISFETs with thin HfSiON gate dielectrics have been conducted. Through careful examination of the temperature dependence of the mobilities in nMIS and pMIS structures, the main scattering mechanisms of the electrons and holes for various  $E_{eff}$  were determined. Remote Coulomb scattering dominates the mobility in the low  $E_{eff}$  region both for electrons and holes. It has also been revealed that the remote phonon scattering is the main scattering mechanism for nMIS in the medium  $E_{eff}$  region, whereas it is not for pMIS. Although surface roughness scattering governs in the high  $E_{eff}$  region, the presence of Hf and N in the gate dielectric modifies the scattering in different manners for electrons and holes.

## ACKNOWLEDGEMENTS

The authors wish to express their gratitude to M. Sato and K. Sekine for their cooperation to the experiments. We also appreciated K. Ishimaru, T. Aoyama, K. Eguchi, Y. Tsunashima and N. Fukushima for their support throughout this work, including useful comment and discussion.

## REFERENCES

1. M. Koyama, A. Kaneko, T. Ino, M. Koike, Y. Kamata, R. Iijima, Y. Kamimuta, A. Takashima, M. Suzuki, C. Hongo, M. Takayanagi, S. Inumiya and A. Nishiyama, *Tech. Dig. IEDM 2002*, 849.
2. Y. Kamimuta, M. Koike, T. Ino, M. Suzuki, M. Koyama, Y. Tsunashima and A. Nishiyama, *Jpn. J. Appl. Phys., Part 1*, **44**, 1301(2005).
3. H.C.-H.Wang, C.-W. Tsai, S. Chen, C.-T. Chan, H.-J. Lin, Y.Jin, H.-J. Tao, S.-C. Chen, C.H. Diaz, T. Ong, A.S. Oates M.-S. Liang and M.-H. Chi, 2005 Symposium on VLSI Technology, *Dig. Tech. Pap.*, 170.
4. M.R. Visokay, J.J. Chambers, A.L.P. Rotondari, A. Shanware and L. Colombo, *Appl. Phys. Lett.*, **80**, 3183(2002).
5. A.L.P. Rotondaro, M.R. Visokay, J.J. Chambers, A. Shanware, R. Khamankar, H. Bu, R.T. Laaksonen, L. Tsung, M. Douglas, R. Kuan, M.J. Bevan, T. Grider, J. McPherson and L. Colombo, 2002 Symposium on VLSI Technology, *Dig. Tech. Pap.*, 15-2.
6. S. Inumiya, K. Sekine, S. Niwa, A. Kaneko, M. Sato, T. Watanabe, H. Fukui, Y. Kamata, M. Koyama, A. Nishiyama, M. Takayanagi, K. Eguchi and Y. Tsunashima, 2003 Symposium on VLSI Technology, *Dig. Tech. Pap.*, 14-3.
7. K Sekine, S. Inumiya, M. Sato, A. Kaneko, K. Eguchi and Y. Tsunashima, *Tech. Dig. IEDM 2003*, 102.
8. Y. Yasuda, N. Kimizuka, T. Iwamoto, S. Fujieda, T. Ogura, H. Watanabe, T. Tatsumi, I. Yamamoto, K. Ito, H. Watanabe, Y. Yamagata and K. Imai, 2004 Symposium on VLSI Technology, *Dig. Tech. Pap.*, 40.
9. J.Koga, S.-I. Takagi and A.Toriumi, *Extended Abst. SSDM 1994, Yokohama*, p. 895.
10. L.-Å. Ragnarsson, L. Pintisano, V. Kaushik, S.-I. Saito, Y. Shimamoto, S. de Gendt and M. Heyns, *Tech. Dig. IEDM 2003*, p. 87.
11. F. Stern and W.E. Howard, *Phys. Rev.*, **163**, 816 (1967).
12. F.Berz. *Solid-State Electronics*. **13**. 903 (1970).
13. M.V. Fischetti, D.A. Newmayer and E.A. Cartier, *J.Appl.Phys.*, **90**. 4587(2001).
14. Z. Ren, M.V. Fischetti, E.P. Gusev, E.A. Cartier and M. Chudzik, *Tech. Dig. IEDM 2003*, p.793.
15. S.-I. Takagi, A. Toriumi, M. Iwase and H. Tango, *IEEE Trans. Electron Devices*, **41**, 2363(1994).
16. M. Togo, K. Watanabe, T. Yamamoto, N. Ikarashi, T. Tatsumi, H. Ono and T. Mogami, *IEEE Trans. Electron Devices*, **49**, 1903(2002).
17. S.J. Lee, C.Y. Kang, C.S. Kang, R. Choi, C.H. Choi, M.S. Akbar and J.C. Lee, *Appl. Phys. Lett.*, **85**, 1286(2004).

(Received December 23, 2005; Accepted January 31, 2006)