

Effect of TiO₂ Anatase Layer for Bi₄Ti₃O₁₂ Thin Film Prepared on La_{0.05}Sr_{0.95}TiO₃ Substrate

Mitsuru Konishi, Tohru Higuchi, Hiroyuki Sakairi, Ryusuke Osaki,
Takeshi Hattori and Takeyo Tsukamoto

Department of Applied Physics, Tokyo University of Science, 1-3 Kagurazaka, Shinjuku, Tokyo 162-8601, Japan

Fax:+81-3-5228-8241, e-mail: higuchi@rs.kagu.tus.ac.jp

Bi₄Ti₃O₁₂ (BIT) thin films with TiO₂ anatase layer were prepared on La_{0.05}Sr_{0.95}TiO₃ (LSTO) substrates by metalorganic vapor deposition using Bi(CH₃)₃ and Ti(*i*-OC₃H₇)₄ sources. When the substrate temperature was fixed at 500°C, the BIT thin films exhibited highly *c*-axis orientation. The *c*-axis orientation does not depend on layer created on LSTO substrate. The grain size of BIT thin film with TiO₂ anatase layer is smaller than that with of BIT thin film with no-layer. The grain size of the BIT thin film accords with that of TiO₂ anatase layer. This indicates that the TiO₂ anatase layer acts not as barrier layer but as an initial nucleation layer of the BIT thin film. The postannealed BIT thin film with TiO₂ anatase layer exhibited random orientation and *P-E* hysteresis loop.

Key words: Bi₄Ti₃O₁₂(BIT), thin film, TiO₂ layer, La_{0.05}Sr_{0.95}TiO₃ (LSTO) Substrate, MOCVD

1. INTRODUCTION

Bismuth layer-structured ferroelectrics Bi₄Ti₃O₁₂ (BIT) thin film is expected for application to nonvolatile ferroelectric memory (NV-FeRAM) devices with nondestructive readout operation due to its excellent fatigue endurance when in the deposition of this film with Pt electrode. The BIT has a spontaneous polarization in the *a-c* plane at an angle of about 4.5 ° to the *a*-axis, and exhibits two independently reversible components along the *c*- and *a*-axis [1-4]. It shows coercive fields (*E_c*) of 3.5 kV/cm and 50 kV/cm, remanent polarization (*P_r*) values of 4.0 μC/cm² and 50 μC/cm² along the *c*- and *a*-axes, respectively. The large *P_r* of *a*-axis takes advantage of reducing the memory cell area of a NV-FeRAM. The formation process at low temperature below 500 °C is desirable for the realization of poly-Si plug stacked capacitor memory cells [5-12]. This is because inter diffusion occurs between the electrode and poly-Si plug during ferroelectric film formation at high temperature.

In recent years, Nakamura *et al.* and co-workers have prepared the BIT thin films with a TiO₂ anatase layer on the Pt/Ti/SiO₂/Si substrates by metalorganic chemical vapor deposition (MOCVD) [13-16]. The BIT thin film with the TiO₂ anatase layer exhibited highly *a*- and *b*-axes-oriented BIT single phases, although the BIT thin film with no-layer exhibited a *c*-axis orientation. The interface between the BIT thin film and the substrate was very smooth. The BIT thin film consisted of small grains. The structural and ferroelectric properties of the BIT thin film with the TiO₂ anatase layer strongly depends on the thickness ratio of the BIT thin film to the TiO₂ anatase layer. Although the BIT thin film with TiO₂ anatase layer exhibited a good *P-E* hysteresis loop with large

remanent polarization, the leakage current and surface morphology were not improved by inserting TiO₂ anatase layer.

In this study, we have prepared the BIT thin films with TiO₂ anatase layer by MOCVD. The (100)-oriented La_{0.05}Sr_{0.95}TiO₃ (LSTO) single crystals were used as the substrates of the thin films. It is known that the conductivity of SrTiO₃ can control by substituting La ions into Sr site. The LSTO used in this study is semiconductor. Therefore, LSTO is better substrate than Pt/Ti/SiO₂/Si substrate in order to prevent the interdiffusion. In this paper, we present the structural and ferroelectric properties of the BIT thin films with a TiO₂ layer and discuss about the effect of TiO₂ layer.

2. EXPERIMENTAL

The TiO₂ anatase layers were prepared on (100) LSTO substrates by MOCVD. Tetra-isopropoxy titanium [Ti(*i*-OCH₃H₇)₄], which was supplied by TRI Chemical Laboratory Inc, was used as the Ti source of MOCVD. The pressure in reaction chamber was fixed at approximately 5 Torr. The Ti(*i*-OCH₃H₇)₄ vaporized in a separate stainless-steel bubbler was maintained at 40°C. The substrate temperature (*T_s*) was approximately 350°C.

BIT thin films were deposited on the TiO₂ Anatase layer prepared on LSTO substrates by MOCVD using an apparatus having a vertical cold-wall-type reaction chamber. Trimethyl bismuth [Bi(CH₃)₃] and Ti(*i*-OCH₃H₇)₄ were used as Bi and Ti sources of MOCVD. The Bi(CH₃)₃ and Ti(*i*-OCH₃H₇)₄ vaporized in separate stainless-steel bubblers were maintained at 0°C and 40°C, respectively.

The Ar and O_2 gases were used as the carrier gas and oxidizing gas, respectively. The pressure in the reaction chamber was fixed at approximately 5 Torr. The Ts was fabricated at 500°C in all BIT thin films. The thickness of the BIT thin films was fixed at 300 nm. Finally, the top Pt electrodes with a diameter 0.2 mm were deposited on the film surface through a metal shadow mask by rf-magnetron sputtering in order to measure electrical properties.

The structural properties of the BIT thin films were characterized by X-ray diffraction (XRD) using $\text{CuK}\alpha$. The surface morphology was observed by atomic force microscopy (AFM). The polarization-electric field (P - E) hysteresis loops were measured using one-shot triangular waveforms with a period of 50 ms.

3. RESULTS AND DISCUSSION

Figure 1 (a) shows the XRD pattern of the as-deposited TiO_2 Anatase thin film prepared at $T_s = 350^\circ\text{C}$. The film thickness of the TiO_2 layer was approximately 50 nm. A peak at $2\theta = 46.5^\circ$ is LSTO (200) peak. A sharp peak at $2\theta = 41.8^\circ$ is $\text{K}\beta$ line of X-ray. A weak peak at $2\theta = 38.5^\circ$ is TiO_2 Anatase (004) peak. In recent years, TiO_2 anatase thin film has been prepared on SrTiO_3 substrates by magnetron sputtering [17]. The TiO_2 anatase shows highly c -axis orientation on (100)-oriented SrTiO_3 substrate. The lattice constants of SrTiO_3 and LSTO were about the same. Therefore, the c -axis orientation of TiO_2 thin film on LSTO accords with that of TiO_2 thin film on SrTiO_3 .




Fig. 1: (a) XRD pattern of TiO_2 anatase thin film (solid line) prepared on LSTO substrate. As reference, the XRD pattern of LSTO substrate is also shown as dashed line. (b) AFM image of TiO_2 anatase thin film prepared on LSTO substrate.




Fig. 2: XRD patterns of as-deposited BIT thin films with TiO_2 anatase layer and no-layer.




Fig. 3: AFM images of as-deposited BIT thin films with (a) TiO_2 anatase layer and (b) no-layer.

Figure 2 shows the XRD patterns of the as-deposited BIT films with the anatase layer and with no layer. The T_s and deposition pressure of these films were fixed at 500°C and 5 Torr, respectively. These total film thicknesses were approximately 300 nm. Both films exhibit highly c -axis orientation, although the (200) peak is also observed. The existence of other phase is not observed. Comparing each XRD pattern, the peak intensities are smaller in BIT thin film with TiO_2 anatase layer. This might be originated the difference of thickness of BIT thin film. On the other hand, it has been reported that the BIT thin film with TiO_2 layer on Pt/Ti/SiO₂/Si substrate exhibits a - and b -axes oriented BIT single phase. The lattice parameters of TiO_2 anatase are $a = 0.378$ nm and $c = 0.949$ nm. The interval of oxygen ion distribution along (101) of TiO_2 anatase is close to the a - and b -axes lattice parameters than to the c -axis parameter of BIT. This difference originates to orientation of TiO_2 anatase thin film. The BIT thin film prepared in this study exhibits c -axis orientation on the (004)-oriented TiO_2 anatase layer from the concept of lattice matching.

Figure 3 shows the AFM images of BIT thin films with TiO_2 anatase layer and no-layer. The BIT thin film with TiO_2 anatase layer is higher density than BIT thin film with no layer. Furthermore, the grain size is smaller in BIT thin film with TiO_2 anatase layer. The grain size of the BIT thin film accords with that of TiO_2 layer, as shown in Fig. 1(b). This fact indicates that the




Fig. 4: P - E hysteresis loops of as-deposited BIT thin films with TiO_2 anatase layer (solid line) and no-layer (dashed line).

TiO_2 anatase layer acts not as barrier layer but as an initial nucleation layer of the BIT thin film.

Figure 4 shows P - E hysteresis loops of as-deposited BIT thin films with TiO_2 layer and no layer. These hysteresis loops were not saturated. This reason is due to the large leakage current of BIT thin film. Then, the leakage currents of BIT thin films with TiO_2 anatase layer and no-layer were $2 \times 10^{-6} \text{ A/cm}^2$ and $3 \times 10^{-5} \text{ A/cm}^2$, respectively. The large leakage currents of these BIT thin films originate to poor crystallization or oxygen vacancies.

Figure 5 shows XRD patterns of as-deposited and postannealed BIT thin films with TiO_2 layers. The BIT thin film with TiO_2 anatase layer was annealed at 800°C for 1 h in order to compensate oxygen vacancies (postannealed). The postannealed BIT thin film with TiO_2 anatase layer exhibits random orientation. The crystallization is higher in postannealed BIT thin film with TiO_2 anatase layer.

Figure 6 shows the P - E hysteresis loop of as-deposited and postannealed BIT thin films with TiO_2 layers. The shape of P - E hysteresis loop of BIT thin film with TiO_2 anatase layer was improved by postannealing. Furthermore, the remanent polarization (P_r) was also improved. The, the P_r and coercive field (E_c) were $2P_r=26.6 \mu\text{C/cm}^2$ and $2E_c=340 \text{ kV/cm}$, respectively. The large E_c and poor saturation contribute to the remaining TiO_2 anatase layer, which acts as a low dielectric layer. Similar result has been reported in BIT thin film with TiO_2 anatase layer on Pt/Ti/SiO₂/Si substrate [16].

The above results are not enough for application of ferroelectric nonvolatile memories, which have stacked capacitor cell structures. However, the surface state and interdiffusion are controlled in BIT thin film with TiO_2 anatase layer on LSTO substrate. To further investigate the electrical properties of the BIT thin films on LSTO substrate, it is necessary to perform a more systematic optimizations of the film thickness of TiO_2 anatase layer and T_s .




Fig.5: XRD patterns of as-deposited (solid line) and postannealed (dashed line) BIT thin films with TiO_2 anatase layer.




Fig.6: P - E hysteresis loops of as-deposited (dashed line) and postannealed (solid line) BIT thin films with TiO_2 anatase layer.

4. CONCLUSION

We have prepared the BIT thin films with TiO_2 anatase layer on LSTO substrates by MOCVD. When the substrate temperature was fixed at 500°C , the BIT thin films exhibited highly c -axis orientation, although the c -axis orientation does not depend on layer on LSTO substrate. The grain size of BIT thin film with TiO_2 anatase layer is smaller than that with of BIT thin film with no-layer. The grain size of the BIT thin film accords with that of TiO_2 anatase layer. This indicates that the TiO_2 anatase layer acts not as barrier layer but as an initial nucleation layer of the BIT thin film. The postannealed BIT thin film with TiO_2 anatase layer exhibited random orientation and good P - E hysteresis loop.

ACKNOWLEDGEMENTS

We would like to thank Mr. M. Saitoh and Mr. H. Shibata of Tokyo University of Science for their technical supports.

REFERENCES

- [1] S. E. Cummins and L. E. Cross: J. Appl. Phys. **39** (1968) 2268.
- [2] T. Takenaka and K. Sakata: Jpn. J. Appl. Phys. **19** (1980) 31.
- [3] R. Ramesh, K. Luther, B. Wilkens, D. L. Hart, E. Wang and J. M. Trascon: Appl. Phys. Lett. **57** (1990) 1505.
- [4] H. Esaki: Integrat. Ferroelectr. **14** (1997) 11.
- [5] T. Kijima, M. Ushikubo and H. Matsunaga: Jpn. J. Appl. Phys. **38** (1999) 127.
- [6] T. Kijima, S. Satoh, H. Matsunaga and M. Koba: Jpn. J. Appl. Phys. **35** (1996) 1246.
- [7] T. Kijima and H. Matsunaga: Jpn. J. Appl. Phys. **37** (1998) 5171.
- [8] T. Kijima and H. Ishiwara: Jpn. J. Appl. Phys. **41** (2002) L716.
- [9] T. Kijima and H. Matsunaga: Jpn. J. Appl. Phys. **38** (1999) 2281.
- [10] E. Tokumitsu, T. Isobe, T. Kijima and H. Ishiwara: Jpn. J. Appl. Phys. **40** (2001) 5576.
- [11] T. Kijima, Y. Fujisaki and H. Ishiwara: Jpn. J. Appl. Phys. **40** (2001) 2977.
- [12] T. Kijima, Y. Kawashima, Y. Idemoto and H. Ishiwara: Jpn. J. Appl. Phys. **41** (2002) L1164.
- [13] M. Nakamura, T. Higuchi and T. Tsukamoto: Jpn. J. Appl. Phys. **42** (2003) 5969.
- [14] M. Nakamura, T. Higuchi and T. Tsukamoto: Jpn. J. Appl. Phys. **42** (2003) 5687.
- [15] M. Nakamura, T. Higuchi, Y. Hachisu and T. Tsukamoto: Jpn. J. Appl. Phys. **43** (2004) 1449.
- [16] T. Higuchi, M. Nakamura, Y. Hachisu, M. Saitoh, T. Hattori and T. Tsukamoto: Jpn. J. Appl. Phys. **43** (2004) 6585.
- [17] T. Higuchi *et al*: in preparation.

(Received December 19, 2006; Accepted December 28, 2006)